

Characteristics of MgO/GaN gate-controlled metal-oxide- semiconductor diodes

Cite as: Appl. Phys. Lett. **80**, 4555 (2002); <https://doi.org/10.1063/1.1487903>

Submitted: 21 March 2002 . Accepted: 25 April 2002 . Published Online: 10 June 2002

Jihyun Kim, R. Mehandru, B. Luo, F. Ren, B. P. Gila, A. H. Onstine, C. R. Abernathy, S. J. Pearton, and Y. Irokawa



View Online



Export Citation

ARTICLES YOU MAY BE INTERESTED IN

[MgO/p-GaN enhancement mode metal-oxide semiconductor field-effect transistors](#)

Applied Physics Letters **84**, 2919 (2004); <https://doi.org/10.1063/1.1704876>

[Inversion behavior in \$Sc_2O_3\$ /GaN gated diodes](#)

Applied Physics Letters **81**, 373 (2002); <https://doi.org/10.1063/1.1492852>

[GaN metal-oxide-semiconductor high-electron-mobility-transistor with atomic layer deposited \$Al_2O_3\$ as gate dielectric](#)

Applied Physics Letters **86**, 063501 (2005); <https://doi.org/10.1063/1.1861122>

Applied Physics Letters

Mid-IR and THz frequency combs
special collection

Read Now!

AIP
Publishing

Characteristics of MgO/GaN gate-controlled metal–oxide–semiconductor diodes

Jihyun Kim, R. Mehandru, B. Luo, and F. Ren

Department of Chemical Engineering, University of Florida, Gainesville, Florida 32611

B. P. Gila, A. H. Onstine, C. R. Abernathy, and S. J. Pearton^{a)}

Department of Material Science and Engineering, University of Florida, Gainesville, Florida 32611

Y. Irokawa

Toyoda Central Research and Development Lab, Inc., Nagakute, Aiche, 480-1192, Japan

(Received 21 March 2002; accepted for publication 25 April 2002)

Gate-controlled n^+p metal–oxide–semiconductor diodes were fabricated in p -GaN using MgO as a gate dielectric and Si⁺ implantation to create the n^+ regions. This structure overcomes the low minority carrier generation rate in GaN and allowed observation of clear inversion behavior in the dark at room temperature. By contrast, diodes without the n^+ regions to act as an external source of minority carriers did not show inversion even at measurement temperatures of 300 °C. The gated diodes showed the expected shape of the current–voltage characteristics, with clear regions corresponding to depletion and inversion under the gate. The MgO was deposited prior to the Si implantation and was stable during the activation annealing for the Si-implanted n^+ regions.

© 2002 American Institute of Physics. [DOI: 10.1063/1.1487903]

There is great current interest in development of GaN-based metal–oxide–semiconductor (MOS) transistors because of their lower leakage currents and power consumption and capability for greater voltage swings relative to the more common Schottky-gate devices.^{1–26} A wide variety of gate dielectrics for GaN have been reported, including oxides such as Ga₂O₃(Gd₂O₃),^{4,5,16,21,22} SiO₂,^{2,6,8–12,17,18} MgO,²⁰ Sc₂O₃,²⁰ and insulators such as AlN^{3,26} and SiN_x.^{14,15,23} The deposition methods for these materials have included molecular beam epitaxy,^{4,5,12,13,21,22} plasma-enhanced chemical vapor deposition,^{8,18} photoelectrochemical oxidation,^{19,24,25} and e-beam evaporation.^{13,21,22} The interface state densities derived from the Terman method²⁷ are generally in the mid-to-high 10¹¹ eV⁻¹ cm⁻² range. Charge modulation from accumulation to depletion is commonly reported, but a clear demonstration of surface inversion has proven elusive due to the very low minority carrier generation rate in GaN at room temperature.¹² Even at 300 °C in conventional GaN MOS devices, the generation rate is still too low to observe inversion. To overcome a similar problem in SiC MOS devices, the n^+p junction of a MOS gate-controlled devices was employed as an external source of inversion charge.²⁸

In this letter we report on the clear observation of inversion in MgO/ p -GaN gate-controlled MOS diodes in which n^+ gated contact regions were created by Si⁺ implantation and subsequent activation annealing with the MgO gate oxide in place. The frequency response of the diode capacitance–voltage (C – V) characteristic and the classical shape of the I – V characteristic show the effectiveness of this approach in producing inversion at room temperature without external illumination.

The MgO was deposited by MBE at 100 °C on a p -GaN ($p \sim 3 \times 10^{17}$ cm⁻³ at 25 °C) layer grown by metalorganic

chemical vapor deposition on sapphire. The MgO precursors were elemental Mg and radio-frequency plasma-activated oxygen. The GaN samples were cleaned initially with a 3 min chemical etch in HCl/H₂O (1:1), H₂O rinse, UV-ozone exposure for 25 min, rinsed in buffered oxide etch solution (6:1, NH₄F/HF), and rinsed in H₂O. The samples were then loaded into the MBE system and heated at 650 °C to ensure oxide removal. A standard effusion cell operating at 380 °C was used for evaporation of the Mg, while the O₂ source was operated at 300 W forward power (13.56 MHz) and 2.5×10^{-5} Torr. The MgO layers were ~ 800 Å thick. In separate measurements,²⁹ we obtained interface state densities of 2 – 3×10^{11} cm² eV⁻¹ from the ac conductance and Terman methods. For diode fabrication, implantation of 70, 195, and 380 keV ²⁹Si⁺ ions at a dose of 2×10^{13} , 6×10^{13} , 1.8×10^{14} cm⁻², followed by high temperature (~ 950 °C) activation annealing, was used to create the n^+ gate-contact regions. Following this step, the MgO was removed in all areas except for the gate, using H₃PO₄ etchant and an AZ-1045 resist mask. The e-beam deposited n -ohmic (Ti/Al/Pt/Au), p -ohmic (Pt/Au) contacts were followed by lift-off. A schematic of the final structure is shown in Fig. 1(top) and a scanning electron microscope (SEM) image is shown in Fig. 1(bottom).

Room temperature C – V characteristics from a 40 μm diameter oxide contact MOS diode are shown in Fig. 2. We observe deep-depletion characteristics and no inversion behavior, even for measurement temperatures up to 300 °C (the limit of our test setup). In addition, the diode exhibited good rectification, demonstrating the MgO produces excellent insulator characteristics. The reverse breakdown of the diode with as-deposited dielectric was ~ 12 V, with a forward turn-on voltage of ~ 10 V. By sharp contrast, if the Pt/Au was placed directly on the p -GaN without any MgO, the forward turn-on voltage was < 0.7 V and the reverse break-

^{a)}Electronic mail: spear@mse.ufl.edu




FIG. 1. Schematic cross-section of n^+p GaN MOS gate-controlled diode (top) and SEM plan view of device layout (bottom).

down voltage was <1 V. The forward breakdown field prior to annealing was ~ 1.2 MV cm $^{-1}$ for the MgO, where we have defined breakdown as the voltage at which the forward current density is 5 mA cm $^{-2}$.

Figure 3 shows $C-V$ characteristics of the MgO/GaN MOS-controlled diodes at 25 °C in the dark as a function of the measurement frequency. In each case, -20 V was applied at the gated contact to provide a source of minority carriers. The frequency dispersion observed in inversion is due to the resistance of the inversion channel, as reported for n^+p SiC MOS gate-controlled diodes.²⁸ At 5 kHz measurement frequency, we observe only deep depletion since the characteristics are dominated by majority carriers.³⁰ As the frequency is decreased, a clear inversion behavior is observed due to charge flow into and from the n^+ regions external to the gate. It is likely that many of the gate oxides reported for GaN would also be capable of producing inversion behavior in MOS structures if a gated contact were included.^{18,19,25} As mentioned earlier, in diodes without the n^+ regions to act as an external supply of minority carriers,




FIG. 2. 1 MHz $C-V$ characteristic at 25 °C of 40 μ m diameter Pt/Au contact, conventional MgO p -GaN diode without any n^+ region to act a source of minority carriers.




FIG. 3. $C-V$ characteristics of GaN MOS gate-controlled diodes at 25 °C as a function of measurement frequency (+15 V bias in gated contact in each case).

we could not observe inversion, even up to measurement temperatures of 300 °C.

Figure 4 shows $I-V$ characteristics from the diodes at 25 °C in the dark. For the accumulation region at negative bias, the reverse current is mainly due to diffusion and generation in the depletion region. As the bias is moved to positive values, the current increases due to the presence of two additional components, namely the additional depletion region under the gate provides more gate current and the surface generation current increases. As the bias is further increased to the inversion region, this surface generation component is suppressed, leaving only current due to generation in the depletion region. This is the classical behavior for a gate-controlled diode.³¹

In summary, we have demonstrated clear inversion in MgO/ p -GaN MOS diodes at 25 °C in the dark by employing n^+ drain regions as a source of minority carriers. This provides a solution to the very low generation rate of minority carriers in GaN at room temperature. The MgO produces a relatively low interface state density on GaN and is stable against activation annealing for the implanted n^+ regions in the MOS gate-controlled diodes. This dielectric looks very




FIG. 4. $I-V$ characteristics of GaN MOS gate-controlled diodes at 25 °C, showing regions due to inversion (bias >2 V) and depletion (bias ~ 0.75 V).

promising for realization of enhanced-mode GaN MOS transistors.

The work at UF is partially supported by ONR (N00014-98-1-0204, H. B. Dietrich) and NSF (CTS-9901173 and DMR-0101438).

- ¹H. Kawai, M. Hara, F. Nakamura, and S. Imanaga, *Electron. Lett.* **34**, 592 (1998).
- ²M. Asif Khan, X. Hu, A. Tarakji, G. Simin, J. Yang, R. Gaska, and M. S. Shur, *Appl. Phys. Lett.* **77**, 1339 (2000).
- ³X. Hu, A. Koudymov, G. Simin, J. Yang, M. A. Khan, A. Tarakji, M. S. Shur, and R. Gaska, *Appl. Phys. Lett.* **79**, 2832 (2001).
- ⁴F. Ren, M. Hong, S. N. G. Chu, M. A. Marcus, M. J. Schurman, A. Baca, S. J. Pearton, and C. R. Abernathy, *Appl. Phys. Lett.* **73**, 3839 (1998).
- ⁵J. W. Johnson, B. Luo, F. Ren, B. P. Gila, V. Krishnamoorthy, C. R. Abernathy, S. J. Pearton, J. I. Chyi, T. E. Nee, C. M. Lee, and C. C. Chou, *Appl. Phys. Lett.* **77**, 3230 (2000).
- ⁶N.-Q. Zhang, S. Keller, G. Parish, S. Heikman, S. P. DenBaars, and U. K. Mishra, *IEEE Electron Device Lett.* **21**, 421 (2000).
- ⁷H. C. Casey, Jr., G. G. Fountain, R. G. Alley, B. P. Keller, and S. P. DenBaars, *Appl. Phys. Lett.* **68**, 1850 (1996).
- ⁸R. Therrien, G. Lucovsky, and R. F. Davis, *Phys. Status Solidi A* **176**, 793 (1999); *Appl. Surf. Sci.* **166**, 513 (2000).
- ⁹T. Hashizume, E. Alekseev, D. Pavlidis, K. S. Boutros, and J. Redwing, *J. Appl. Phys.* **88**, 1983 (2000).
- ¹⁰M. A. Khan, X. Hu, G. Simin, G. Lunev, J. Yang, R. Gaska, and M. S. Shur, *IEEE Electron Device Lett.* **21**, 63 (2000).
- ¹¹A. Tarakji, X. Hu, A. Koudymov, G. Simin, J. Yang, M. A. Khan, M. S. Shur and R. Gaska, *Solid-State Electron.* (in press).
- ¹²J. W. Johnson, B. P. Gila, B. Luo, K. P. Lee, C. R. Abernathy, S. J. Pearton, J. I. Chyi, T. E. Nee, C. M. Lee, C. C. Chou, and F. Ren, *J. Electrochem. Soc.* **146**, 4303 (2001).
- ¹³T. S. Lay, M. Hong, T. Kwo, T. P. Lee, W. Hung, and D. T. Huang, *Solid-State Electron.* **45**, 1679 (2001).
- ¹⁴S. C. Binari, K. Doverspike, G. Kelner, H. B. Dietrich, and A. E. Wickenden, *Solid-State Electron.* **41**, 177 (1997).
- ¹⁵S. Arulkumaran, T. Egawa, H. Ishikawa, T. Jimbo, and M. Umeno, *Appl. Phys. Lett.* **73**, 809 (1998).
- ¹⁶F. Ren, C. R. Abernathy, J. D. Mackenzie, B. P. Gila, S. J. Pearton, M. Hong, M. A. Marcus, M. J. Schurman, A. G. Baca, and R. J. Shul, *Solid-State Electron.* **42**, 2177 (1998).
- ¹⁷P. A. Ivanov, M. E. Levinshtein, G. Simin, X. Hu, J. Yang, M. A. Khan, S. C. Romyantsev, M. S. Shur, and R. Gaska, *Electron. Lett.* **37**, 1479 (2001).
- ¹⁸P. Chen, W. Wang, S. J. Chua, and Y. D. Zheng, *Appl. Phys. Lett.* **79**, 3530 (2001).
- ¹⁹D. Mistele, T. Rotter, R. Ferretti, F. Fedler, H. Klausia, O. K. Semchinova, J. Stemmer, J. Aderhold, and J. Graul, *Mater. Res. Soc. Symp. Proc.* **639**, G11.42.1 (2001).
- ²⁰B. P. Gila, J. W. Johnson, R. Mehandru, B. Luo, A. H. Onstine, K. K. Allums, V. Krishnamoorthy, S. Bates, C. R. Abernathy, F. Ren, and S. J. Pearton, *Phys. Status Solidi A* **188**, 239 (2001).
- ²¹M. Hong, H. Ng, M. Kwo, A. Kortran, A. Y. Cho, F. Ren, J.-I. Chyi, C. R. Abernathy and S. J. Pearton, *Mater. Res. Soc. Symp. Proc.* **622**, T2.2 (2000).
- ²²M. Hong, K. A. Anselm, J. Kwo, H. M. Ng, J. N. Baillargeon, A. R. Kortan, J. P. Mannaerts, A. Y. Cho, C. M. Lee, J. I. Chyi, and T. S. Lay, *J. Vac. Sci. Technol. B* **18**, 1453 (2000).
- ²³Y. Irokawa and Y. Nakano, *Solid-State Electron.* (in press).
- ²⁴D. J. Fu, Y. H. Kwon, T. W. Kang, C. J. Park, K. H. Baek, H. Y. Cho, D. H. Shin, C. H. Lee, and K. S. Chung, *Appl. Phys. Lett.* **80**, 446 (2002).
- ²⁵D. Mistele, T. Rotter, K. S. Rover, S. Paprotta, M. Segboth, V. Schwegler, F. Fedler, H. Klausia, O. K. Semchinova, J. Stemmer, J. Aderhold, and J. Graul, *Mater. Sci. Eng., B* **93**, 107 (2002).
- ²⁶S. J. Pearton, F. Ren, A. P. Zhang, and K. P. Lee, *Mater. Sci. Eng., R* **30**, 55 (2000).
- ²⁷L. M. Terman, *Solid-State Electron.* **5**, 285 (1962).
- ²⁸S. T. Sheppard, J. A. Cooper, Jr., and M. R. Melloch, *J. Appl. Phys.* **75**, 3205 (1994).
- ²⁹B. Luo, J. W. Johnson, J. Kim, R. M. Mehandru, F. Ren, B. P. Gila, A. H. Onstine, C. R. Abernathy, S. J. Pearton, A. G. Baca, R. D. Briggs, R. J. Shul, C. Monier, and J. Han, *Appl. Phys. Lett.* **80**, 1661 (2002).
- ³⁰A. Goetzberger and J. C. Irvin, *IEEE Trans. Electron Devices* **ED-15**, 1005 (1968).
- ³¹D. K. Schroder, *Advanced MOS Diodes* (Addison Wesley Longman, New York, 1986).